收藏本站
13–8
Chapter 13: Troubleshooting
Troubleshooting Issues
Info: IP Generator Info: stderr: Failed to find clock
my_alt_dspbuilder_clock
Error: IP Generator Error: Unexpected exception thrown by MDLFactory:
java.lang.NullPointerException
Error: Node instance "dut" instantiates undefined entity
"TestBarrelShifter" File: <path>/mytoplevel.vhd Line: 30
This problem is caused by corrupted Librarian IP cache and can be resolved by
deleting the IP cache directory which is normally located at:
C:\Documents and Settings\< user >\.altera.quartus\ip_cache
VHDL Entity Names Change if a Model is Modified
The Signal Compiler VHDL files have a random number suffix appended to the file if
you modify the model.
For example, if you change the pipeline delay on a Delay block, the corresponding
VHDL file: alt_dspbuilder_delay_< randomnumber > changes, while the VHDL file
name for the rest of the blocks in the model remain the same.
Solve this problem with a regular expression in the project assignments ( “Making
Quartus II Assignments to Block Entity Names” on page 3–28 ).
Algebraic Loop Causes Simulation to Fail
HDL import and IP Toolbench-based MegaCore function blocks provide an interface
for changing the direct feedthrough settings of their inputs.
Algebraic loops are loops entirely consisting of blocks having some inputs that are
direct feedthrough, that is, inputs that have a purely combinational path to at least
one output of the block.
f For more information about algebraic loops, refer to the MATLAB Help.
The feature to automatically infer the correct direct feedthrough values is disabled by
default for HDL Import (and DSP Builder treats all inputs as direct feedthrough).
Enable it by typing the following command in the MATLAB command window:
set_param(< HDL Import block name >, 'use_dynamic_feedthrough_data', 'on')
The direct feedthrough settings for the HDL Import block update after a successful
compile of the HDL when this parameter is on.
1
This feature may not generate correct settings when importing low-level
LPM-based HDL.
A more direct method of changing the direct feedthrough settings is to modify the
InDelayed parameter on HDL Import or MegaCore function blocks, with the following
command:
set_param(< block name >, 'inDelayed', < feedthrough setting >)
For example, if the block is named My_HDL :
set_param(<My_HDL>, 'inDelayed', '1 0 0 1')
DSP Builder Handbook
Volume 2: DSP Builder Standard Blockset
November 2013 Altera Corporation
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
IR11662SPBF IC CNTROL SMART RECTIFIER 8-SOIC
IR1166STRPBF IC MOSFET DRIVER N-CH 200V 8SOIC
IR11672ASPBF IC MOSFET DRIVER 200V 8-SOIC
IR1167ASTRPBF IC SMART SECONDARY DRIVER 8-SOIC
IR11682STRPBF IC MOSFET DRIVER DUAL 200V 8SOIC
IR1168SPBF IC MOSFET DRIVER DUAL 200V 8SOIC
IR1176STR IC DRIVER RECT SYNC 5V 4A 20SSOP
IR2010SPBF IC DRIVER HIGH/LOW SIDE 16SOIC
相关代理商/技术参数
IP-TRIETHERNET 功能描述:开发软件 Triple Spd Ethernet MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-TRIETHERNETF 功能描述:开发软件 3x Spd Ethernet MAC MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPTV-OPTION-INS970 制造商:3M Electronic Products Division 功能描述:IPTV OPTION FOR INS970
IPU039N03L G 功能描述:MOSFET N-CH 30V 50A 3.9mOhms RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IPU039N03LG 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:OptiMOS?3 Power-Transistor Features Fast switching MOSFET for SMPS
IPU039N03LGXK 制造商:Infineon Technologies AG 功能描述:Trans MOSFET N-CH 30V 50A 3-Pin(3+Tab) TO-251
IPU04N03LA 功能描述:MOSFET N-CH 25V 50A IPAK RoHS:否 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
IPU04N03LA G 功能描述:MOSFET N-CH 25V 50A IPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件